Using LLMs to Facilitate Formal Verification of RTL
In the paper, RTL stands for Register Transfer Level, in the domain of digital circuit design -> https://en.wikipedia.org/wiki/Register-transfer_level
Using LLMs to Facilitate Formal Verification of RTL
Sorry about that, I should have spelled out RTL as Register Transfer Level in the paper. But yeah given the references to Verilog and hardware design it can be deducted...
Marcelo @discuss.tchncs.de
Posts 0
Comments 2